Security check![](/assets/images/x.png)
Please login to your personal account to use this feature.
Please login to your authorized staff account to use this feature.
Are you sure you want to empty the cart?
![](/assets/images/159.gif)
BS EN IEC 60749-28:2022 Semiconductor devices. Mechanical and climatic test methods - Electrostatic discharge (ESD) sensitivity testing. Charged device model (CDM). device level, 2022
- undefined
- European foreword
- Endorsement notice [Go to Page]
- English [Go to Page]
- CONTENTS
- FOREWORD
- 1 Scope
- 2 Normative references
- 3 Terms and definitions
- 4 Required equipment [Go to Page]
- 4.1 CDM ESD tester [Go to Page]
- 4.1.1 General
- 4.1.2 Current-sensing element
- 4.1.3 Ground plane
- 4.1.4 Field plate/field plate dielectric layer
- 4.1.5 Charging resistor
- Figures [Go to Page]
- Figure 1 – Simplified CDM tester hardware schematic
- 4.2 Waveform measurement equipment [Go to Page]
- 4.2.1 General
- 4.2.2 Cable assemblies
- 4.2.3 Equipment for high-bandwidth waveform measurement
- 4.2.4 Equipment for 1,0 GHz waveform measurement
- 4.3 Verification modules (metal discs)
- 4.4 Capacitance meter
- 4.5 Ohmmeter
- 5 Periodic tester qualification, waveform records, and waveform verification requirements [Go to Page]
- 5.1 Overview of required CDM tester evaluations
- 5.2 Waveform capture hardware
- 5.3 Waveform capture setup
- 5.4 Waveform capture procedure
- 5.5 CDM tester qualification/requalification procedure [Go to Page]
- 5.5.1 CDM tester qualification/requalification procedure
- 5.5.2 Conditions requiring CDM tester qualification/requalification
- 5.5.3 1 GHz oscilloscope correlation with high bandwidth oscilloscope
- 5.6 CDM tester quarterly and routine waveform verification procedure [Go to Page]
- 5.6.1 Quarterly waveform verification procedure
- 5.6.2 Routine waveform verification procedure
- 5.7 Waveform characteristics
- Tables [Go to Page]
- Table 1 – CDM waveform characteristics for a 1 GHz bandwidth oscilloscope
- Table 2 – CDM waveform characteristics for a high-bandwidth (≥ 6 GHz) oscilloscope
- 5.8 Documentation
- 5.9 Procedure for evaluating full CDM tester charging of a device
- Figure 2 – CDM characteristic waveform and parameters
- 6 CDM ESD testing requirements and procedures [Go to Page]
- 6.1 Tester and device preparation
- 6.2 Test requirements [Go to Page]
- 6.2.1 Test temperature and humidity
- 6.2.2 Device test
- 6.3 Test procedures
- 6.4 CDM test recording / reporting guidelines [Go to Page]
- 6.4.1 CDM test recording
- 6.4.2 CDM Reporting Guidelines
- 6.5 Testing of Devices in Small Packages
- 7 CDM classification criteria [Go to Page]
- Table 3 – CDM ESDS device classification levels
- Annexes [Go to Page]
- Annex A (normative) Verification module (metal disc) specifications and cleaning guidelines for verification modules and testers [Go to Page]
- A.1 Tester verification modules and field plate dielectric
- A.2 Care of verification modules
- Table A.1 – Specification for CDM tester verification modules (metal discs)
- Annex B (normative) Capacitance measurement of verification modules (metal discs) sitting on a tester field plate dielectric
- Annex C (normative) Testing of small package integrated circuits and discrete semiconductors (ICDS) [Go to Page]
- C.1 Testing rationale
- C.2 Procedure for Determining Csmall
- C.3 ICDS Technology requirements
- Annex D (informative) CDM test hardware and metrology improvements
- Annex E (informative) CDM tester electrical schematic
- Figure E.1 – Simplified CDM tester electrical schematic
- Annex F (informative) Sample oscilloscope setup and waveform [Go to Page]
- F.1 General
- F.2 Settings for the 1 GHz bandwidth oscilloscope
- F.3 Settings for the high-bandwidth oscilloscope
- F.4 Setup
- F.5 Sample waveforms from a 1 GHz oscilloscope
- F.6 Sample waveforms from an 8 GHz oscilloscope
- Figure F.1 – 1 GHz TC 500, small verification module
- Figure F.2 – 1 GHz TC 500, large verification module
- Figure F.3 – 8 GHz TC 500, small verification module (oscilloscope adjusts for attenuation)
- Figure F.4 – GHz TC 500, large verification module (oscilloscope adjusts for attenuation)
- Annex G (informative) Field-induced CDM tester discharge procedures [Go to Page]
- G.1 General
- G.2 Single discharge procedure
- G.3 Dual discharge procedure
- Figure G.1 – Single discharge procedure (field charging, ICDM Pulse, and slow discharge)
- Figure G.2 – Dual discharge procedure (field charging, 1st ICDM pulse, no field, 2nd ICDM pulse)
- Annex H (informative) Waveform verification procedures [Go to Page]
- H.1 Factor/offset adjustment method
- Figure H.1 – An example of a waveform verification flow for qualification and quarterly checks using the factor/offset adjustment method
- Figure H.2 – An example of a waveform verification flow for the routine checks using the factor/offset adjustment method [Go to Page]
- H.2 Software voltage adjustment method
- Figure H.3 – Example of average Ipeak for the large verification module –high bandwidth oscilloscope
- Figure H.4 – An example of a waveform verification flow for qualification and quarterly checks using the software voltage adjustment method [Go to Page]
- H.3 Example parameter recording tables
- Figure H.5 – An example of a waveform verification flow for the routine checks using the software voltage adjustment method
- Table H.1 – Example waveform parameter recording table for the factor/offset adjustment method
- Table H.2 – Example waveform parameter recording table for the software voltage adjustment method
- Annex I (informative) Determining the appropriate charge delay for full charging of a large module or device [Go to Page]
- I.1 General
- I.2 Procedure for charge delay determination
- Figure I.1 – An example characterization of charge delay vs. Ip
- Annex J (informative) Electrostatic discharge (ESD) sensitivity testing direct contact charged device model (DC-CDM) [Go to Page]
- J.1 General
- J.2 Standard test module
- J.3 Test equipment (CDM simulator) [Go to Page]
- J.3.1 Test equipment design
- Table J.1 – Dimensions of the standard test modules [Go to Page]
- [Go to Page]
- J.3.2 DUT (device under test) support
- J.3.3 Metal bar/board
- J.3.4 Equipment setup
- Figure J.1 – Examples of discharge circuit where the discharge is caused by closing the switch [Go to Page]
- J.4 Verification of test equipment [Go to Page]
- J.4.1 General description of verification test equipment
- Figure J.2 – Verification test equipment for measuring the discharge current flowing to the metal bar/board from the standard test module
- Figure J.3 – Current waveform [Go to Page]
- [Go to Page]
- J.4.2 Instruments for measurement
- J.4.3 Verification of test equipment, using a current probe
- Table J.2 – Specified current waveform
- Table J.3 – Range of peak current Ip1 for test equipment [Go to Page]
- J.5 Test procedure [Go to Page]
- J.5.1 Initial measurement
- Figure J.4 – Measurement circuit for verification method using a current probe
- Table J.4 – Specification of peak current Ip1 for the current probe verification method [Go to Page]
- [Go to Page]
- J.5.2 Tests
- J.5.3 Intermediate and final measurement
- J.6 Failure criteria
- J.7 Classification criteria
- J.8 Summary
- Bibliography [Go to Page]